Docket: 03680036AA (OSP-27553)

S.N. 10/575,785

13

REMARKS

The Examiner's acceptance of the replacement drawing sheet corresponding to Figures 1 and 2 filed on October 28, 2008, is noted with appreciation.

The substitute specification previously submitted is being re-submitted herewith in conformance with 37 C.F.R. §1.125(b). Specifically, the accompanying papers include (1) a statement that the substitute specification contains no new matter and (2) a marked-up copy of the substitute specification showing the matter being added and the matter being deleted from the specification of record. Entry of the substitute specification is respectfully requested.

Claims 2 to 7 and 10 to 39 are pending in the application. The allowance of claims 21 to 26 and 33 to 39 and the indication that claims 3, 4, 6 and 7 are directed to allowable subject matter is noted with appreciation. This amendment makes minor amendments to claims 10, 11, 27, 30 and 31.

Claims 10 and 27 to 30 were rejected under 35 U.S.C. §112, second paragraph, as being indefinite. As to each of claims 10, 27, 28, and 30, the Examiner noted that there was insufficient antecedent basis for the recitation of "said metal M". Concerning claim 10, the recitation "(including nickel (Ni) as said metal M)" has been deleted. Concerning claims 27 and 30, these claims have been amended to be dependent from claim 21 which provides the antecedent basis for the recitation of "said metal M". Claim 28 is dependent on claim 27, as is claim 29; therefore, the amendment to claim 27 provides the necessary antecedent basis for these claims as well. In view of these amendments, withdrawal of the rejection is respectfully requested.

Claims 2, 5, 10 to 14, 17, 20, and 32 were rejected under 35 U.S.C. §102(a) as being anticipated by K. Takahashi et al., "Dual Workfunction Ni-Silicide/HfSiON Stacks by Phase-Controlled Full-Silicidation (PC-FUSI) Technique for 45nm-node LSTP and LOP Devices", and claims 12 to 20 and 31 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2006/028156 A1 of Kittl.

Docket: 03680036AA (OSP-27553)

S.N. 10/575,785

14

Submitted herewith are (1) and English language translation of Applicants' priority document and (2) a declaration by the translator, Mr. Arata Iwasaki. The K. Takahashi et al. paper was presented at the IEEE International Electron Devices Meeting held in San Francisco, California on December 13–15, 2004. See Session 4.4 of the attached copy of Technical Digest of that meeting which corresponds to the K. Takahashi et al. paper. The Applicants' claimed priority date based on their prior Japanese patent application 2004-184758 is June 23, 2004. The filing date of the Kittl patent is May 15, 2006, and claims benefit of the filing date of May 16, 2005, of provisional application No. 60/681,821.

A review of the submitted translation of the priority document demonstrates that the translation is substantially identical with the instant application as filed. A minor difference will be observed with respect to the drawing figures. FIG. 1 of the priority document is described as illustrating the structure of a CMOS transistor according to the invention and corresponds to FIG. 3 of the instant application. FIGs. 2B and 2C of the priority document are described as illustrating prior art and correspond to FIGs. 1 and 2, respectively, of the instant application. FIG. 2A of the priority document illustrates a structure of a reference example 1 for comparison and corresponds to FIG. 11 of the instant application. FIGs. 3A–3G and 4H–4J of the priority document correspond respectively to FIGs. 4A–4J of the instant application. The following table provides the correspondence of the figures between the priority document and the instant application.

| Priority Document | Instant Application | | |
|-------------------|---------------------|--|--|
| 2B | 1 | | |
| 2C | 2 | | |
| 1 | 3 | | |
| 3A-3G | 4A-4G | | |
| 4H–4J | 4H–4J | | |
| 12 | 5 | | |
| 5 | 6 | | |

| Priority Document | Instant Application | | | |
|-------------------|---------------------|--|--|--|
| 6 | 7 | | | |
| 7 | 8 | | | |
| 8 | 9 | | | |
| 9 | 10 | | | |
| 2A | 11 | | | |
| 10 | 12 | | | |
| 11 13 | | | | |

The independent claims which have been rejected under Section 102 are claims 12, 31 and 32. These claims are read of the translation of the priority document as follows:

| Claim 12 | Priority Document Translation | | |
|--|--|--|--|
| A semiconductor device comprising a | FIG. 4I illustrates the structure of a | | |
| silicon substrate, a gate insulating film | CMOS transistor having a gate | | |
| formed on said silicon substrate, and a | insulating film 3, and FIG. 4J shows | | |
| gate electrode formed on said gate | gate electrodes 15 and 16. | | |
| insulating film, | | | |
| wherein at least a region of said gate | Page 21, lines 2 and 3, describes the | | |
| electrode making contact with said gate | second metal film 14 having a thickness | | |
| insulating film is composed of silicide | t1 such that the resultant silicide | | |
| containing Ni ₃ Si phase as a principal | includes Ni ₃ Si phase as a primary | | |
| constituent. | constituent. | | |

| Claim 31 | Priority Document Translation | |
|-----------------------------------|--|--|
| A method of fabricating a | FIGs. 3A to 3G and 4H to 4J illustrate | |
| semiconductor device, comprising: | fabricating a semiconductor device. | |

| Claim 31 | Priority Document Translation |
|---|--|
| depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension; | A poly-silicon film 4 is deposited on a gate insulating film 3 and then patterned into a gate electrode. |
| forming a nickel (Ni) film on said gate electrode; | A nickel (Ni) film 12 is formed on the gate electrode. See page 20, lines 6 and 7. |
| thermally annealing said gate electrode and said nickel film to entirely turn said gate electrode to nickel silicide (NiSi); and | Page 21, lines 12 to 14, describes a thermally annealing step to turn the poly-silicon film 4 formed on the gate insulating film 3, the first metal film 12, and the second metal film 14 into silicide. |
| removing a portion of said nickel film which was not turned into said nickel silicide, by etching, | Page 22, lines 17 to 19, describes removing portions of the nickel film which do not contribute to silicidation by wet etching. |
| wherein a ratio of a thickness T_{Ni} of said nickel film to a thickness T_{Si} of said poly-silicon is defined as $1.60 \le T_{Ni}/T_{Si}$. | Page 23, lines 9 to 14, describes the ratio (T_{Ni}/T_{Si}) as preferably equal to or greater than 1.60. |

| Claim 32 | Priority Document Translation | |
|---|--|--|
| A semiconductor device comprising a | FIGs. 3A to 3G and 4H to 4J show a | |
| silicon substrate, a gate insulating film | semiconductor device comprising a | |
| formed on said silicon substrate, and a | silicon substrate having a gate insulating | |
| gate electrode formed on said gate | film 3 and a gate electrode 4 for on the | |
| insulating film, in this order, | gate insulating film. | |

| Claim 32 | Priority Document Translation | | |
|--|--|--|--|
| wherein said gate insulating film | Page 7, lines 20 to 22, describes the gate | | |
| includes an electrically insulating film | insulating film as including an | | |
| having a high dielectric constant and | electrically insulating film having a high | | |
| containing one of metal oxide, metal | dielectric constant and containing one of | | |
| silicate and metal oxide or metal silicate | metal oxide, metal silicate and metal | | |
| containing nitrogen therein, | oxide or metal silicate containing | | |
| | nitrogen therein. | | |
| said gate electrode contains nickel | Page 7, lines1 and 2, describe the | | |
| silicide as a primary constituent, and has | s silicide making contact with the gate | | |
| a region through which said gate | insulating film being expressed as | | |
| electrode makes contact with said gate | Ni_xSi_{1-x} (0 <x<1). 13,="" also="" line<="" page="" see="" td=""></x<1).> | | |
| insulating film and which has a | 21, to page 14, line 6. | | |
| composition expressed with Ni _x Si _{1-x} | | | |
| (0 <x<1), and<="" td=""><td></td></x<1),> | | | |
| said X is greater than 0.5 (X>0.5) in | Page 7, lines 2 to 5, describe X equal to | | |
| said nickel silicide contained in a gate | or greater than 0.6 (i.e., X>0.5) in the | | |
| electrode formed above a p-channel, and | nickel silicide in a gate formed above a | | |
| said X is equal to or smaller than 0.5 | p-channel, and X less than or equal to | | |
| (X≤0.5) in said nickel silicide contained | 0.5 in the nickel silicide in a gate | | |
| in a gate electrode formed above a | formed above an n-channel. See also | | |
| n-channel. | page 9, lines 5 to 11; page 20, lines 19 | | |
| | to 25. | | |

From the foregoing, it is evident that the priority document supports the independent claims 12, 31 and 32. Claims 2, 5, 10, and 11 are each dependent on claim 32, and claims 13 to 20 are each dependent on claim 12, and each of these dependent claims are also supported by the priority document. Therefore, Applicants rely on their claim of foreign priority under 35 U.S.C. §119 in order to overcome the rejections under 35 U.S.C. §102.

Docket: 03680036AA (OSP-27553)

S.N. 10/575,785

18

In view of the foregoing, it is respectfully requested that the application be reconsidered, that claims 2 to 5, 10 to 20, 31 and 32 be allowed with 3, 4, 6, 7, 21 to 26, and 33 to 39, and that the application be passed to issue.

Should the Examiner find the application to be other than in condition for allowance, the Examiner is requested to contact the undersigned at the local telephone number listed below to discuss any other changes deemed necessary in a telephonic or personal interview.

A provisional petition is hereby made for any extension of time necessary for the continued pendency during the life of this application. Please charge any fees for such provisional petition and any deficiencies in fees and credit any overpayment of fees to Attorney's Deposit Account No. 50-2041.

Respectfully submitted,


Ć. Lamont Whitham

Reg. No. 22,424

Whitham, Curtis, Christofferson & Cook, P.C. 11491 Sunset Hills Road, Suite 340 Reston, VA 20190

Tel. (703) 787-9400 Fax. (703) 787-7557

Customer No.: 30743



SPECIFICATION

SEMICONDUCTOR DEVICE <u>WITH SILICIDE CONTAINING GATE</u> $\underline{\text{ELECTRODE}} \text{ AND METHOD OF FABRICATING THE SAME}$

5

10

15

20

25

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

[0001]

The invention relates to a semiconductor device including an insulating film having a high dielectric constant and a method of fabricating the same, and more particularly to MOSFET (Metal Oxide Semiconductor Field Effect Transistor) accomplishing high performances and high reliability.

PRIOR ART

DESCRIPTION OF THE RELATED ART

[0002]

In the development of a CMOS (Complementary MOS) device having a transistor which is as small as possible, there are problems of reduction in a drive current due to depletion of a poly-silicon (poly-Si) electrode, and increase in a gate leak current due to reduction in a thickness of a gate insulating film. Hence, there is studied combined technology for avoiding depletion of a poly-silicon electrode through the use of a metal gate electrode, and further for reducing a gate leak current by composing a gate insulating film of a material having a high dielectric constant to thereby physically thicken a gate insulating film.

[0003]

As a material of which a metal gate electrode is to be composed, there are pure metal, metal nitride and silicide. Whichever material is used, it is required to be able to set a threshold voltage (Vth) to be an appropriate voltage in

both n-type and p-type MOSFETs.

[0004]

5

In order to accomplish a threshold voltage (Vth) equal to or smaller than \pm 0.5 eV in CMOSFET, it would be necessary to compose a gate electrode of a material having a work function equal to or smaller than a mid-gap (4.6 eV) of silicon (Si) or preferably equal to or smaller than 4.4 eV in n-type MOSFET, or a material having a work function equal to or greater than a mid-gap (4.6 eV) of silicon (Si) or preferably equal to or greater than 4.8 eV in p-type MOSFET.

[0005]

To this end, there has been suggested a method of controlling a threshold voltage (Vth) in CMOSFET by composing gate electrodes of metals or alloys having different work functions from one another in n-type and p-type MOSFETs. Such a method is generally called "dual metal gate".

[0006]

For instance, the non-patent reference 1 sets forth that tantalum (Ta) and ruthenium (Ru) formed on silicon dioxide (SiO₂) have work functions of 4.15 eV and 4.95 eV, respectively, and it is possible to modulate a work function by 0.8 eV between gate electrodes composed of these two metals.

[0007]

20

25

A silicide electrode comprising a poly-Si electrode completely turned into silicide with nickel (Ni), hafnium (Hf) or tungsten (W) recently draws attention.

[8000]

For instance, FIG. 1 is a cross-sectional view of a CMOS transistor suggested in the non-patent references 2 and 3.

[0009]

A CMOS transistor illustrated in FIG. 1 includes a silicon substrate 1, and a device isolation film 2 formed at a surface of and in the silicon substrate 1. Each of regions sandwiched between the device isolation films 2 disposed

adjacent to each other defines an area in which a transistor is to be fabricated.

As illustrated in FIG. 1, an n-type MOSFET and a p-type MOSFET are fabricated in the areas. Each of the n-type and p-type MOSFETs is comprised of a gate insulating film 3 formed on the silicon substrate 1, a gate electrode 23, 24 formed on the gate insulating film 3, a gate sidewall 7 surrounding a sidewall of the gate electrode 23, 24 therewith, an interlayer insulating film 11 surrounding the gate sidewall 7 therewith and formed on the silicon substrate 1, a silicide layer 10 formed around the gate sidewall 7 at a surface of the silicon substrate 1, an extended diffusion region 6 formed around the gate electrode 23, 24 in the silicon substrate 1, and source/drain diffusion layers 8 formed around the gate sidewall 7 and below the extended diffusion region 6 in the silicon substrate 1. [0010]

The gate insulating film 3 is composed of silicon dioxide (SiO₂). The gate electrode 23 of the n-type MOSFET is composed of nickel silicide (NiSi) formed by turning poly-silicon completely into silicide with nickel (Ni), and introducing phosphorus (P) into the silicide as an impurity. The gate electrode 24 of the p-type MOSFET is composed of nickel silicide (NiSi) formed by turning poly-silicon completely into silicide with nickel (Ni), and introducing boron (B) into the silicide as an impurity.

[0011]

5

10

15

20

25

It is said in the non-patent references 2 and 3 that it is possible to modulate a work function of a gate electrode by 0.5 eV at greatest by using the above-mentioned gate insulating film 3 and gate electrodes 23, 24. The process suggested in the non-patent references 2 and 3 is characterized in that it is possible to turn a poly-silicon electrode into silicide after impurities included in source/drain diffusion regions in CMOS are annealed for activation, ensuring that the process matches well with a conventional CMOS process.

[0012]

The non-patent references 2 and 3 disclose that if a gate insulating film

is composed of SiON, NiSi and NiSi₂ of which gate electrodes are composed have work functions of about 4.6 eV and about 4.45 eV, respectively.

[0013]

FIG. 2 is a cross-sectional view of a CMOS transistor suggested in the patent reference 1.

[0014]

5

10

15

A CMOS transistor illustrated in FIG. 2 is comprised of a silicon substrate 1, a device isolation film 2 formed at a surface of and in the silicon substrate 1 for defining areas in each of which a transistor is to be fabricated, a gate insulating film 28 formed on the silicon substrate 1, a gate electrode surrounded with the gate insulating film 28, a gate sidewall 29 surrounding a sidewall of the gate electrode therewith, an interlayer insulating film 11 surrounding the gate sidewall 29 therewith and formed on the silicon substrate 1, a silicide layer 10 formed around the gate sidewall 29 at a surface of the silicon substrate 1, an extended diffusion region 6 formed around the gate electrode in the silicon substrate 1, and source/drain diffusion layers 8 formed around the gate sidewall 29 and below the extended diffusion region 6 in the silicon substrate 1

[0015]

The gate electrode of the n-type MOSFET is comprised of a tungsten film 27, and a tungsten silicide film 28 surrounding the tungsten film 27 therewith, and the gate electrode of the p-type MOSFET is comprised of a tungsten film 26, and a tungsten film 27 surrounding the tungsten film 26 therewith.

25 [0016]

As mentioned above, in the CMOS transistor illustrated in FIG. 2, the gate electrodes are comprised of tungsten (W) and tungsten silicide in accordance with a gate substitution process. That is, in order to control threshold voltages (Vth) in the n-type and p-type MOSFETs, the gate electrodes thereof are

composed of tungsten and tungsten silicide, respectively, or the composition of tungsten silicide is varied.

[0017]

5

10

15

Specifically, a tungsten film or a tungsten silicide film are formed entirely on a substrate, and then, a silicon (Si) film and a tungsten film are formed on the tungsten film and the tungsten silicide film, respectively. Thereafter, a portion of the silicon film disposed on the tungsten film in the p-type MOSFET region and a portion of the tungsten film disposed on the tungsten silicide film in the n-type MOSFET region are removed. Then, the tungsten film and the silicon film are caused to react with each other by annealing or the tungsten silicide film and the tungsten film are caused to react with each other by annealing to thereby form the tungsten silicide electrode and the tungsten electrode in the n-type and p-type MOSFET regions, respectively, or vary the composition of the tungsten silicide for controlling a work function of the gate electrodes.

The above-mentioned patent and non-patent references are defined as follows.

Patent reference 1: Japanese Patent Application Publication No. 2003-258121

Non-patent reference 1: International electron devices meeting technical digest 2002, p. 359

Non-patent reference 2: International electron devices meeting technical digest 2002, p. 247

Non-patent reference 3: International electron devices meeting 25 technical digest 2002, p. 315

SUMMARY OF THE INVENTION

DISCLOSURE OF THE INVENTION

PROBLEMS TO BE SOLVED BY THE INVENTION

[0018]

However, the above-mentioned prior art is accompanied with the following problems.

[0019]

5

10

15

20

25

In the dual metal gate process in which metals or alloys having work functions different from one another are used, it is necessary to carry out a step of etching a layer formed on a gate of either the p-type or n-type MOSFET for removal. However, this process is accompanied with a problem that a gate insulating film is degraded in the etching step, resulting in deterioration in performances and reliability of a resultant device.

[0020]

As detailed in the later-mentioned reference example 2, the process of modulating a threshold voltage (Vth) by means of a silicide electrode to which impurities are doped is accompanied with a problem that it is not possible to control a work function of a gate electrode, it a gate insulating film is composed of a material having a high dielectric constant.

[0021]

In the process of modulating a work function by composing the gate electrodes of NiSi and NiSi₂, respectively, the work function changes into a smaller one. Hence, it is questionable to apply the process to a p-type MOSFET. Furthermore, as explained in the later-mentioned embodiment 1, if a gate insulating film is comprised of an insulating film having a high dielectric constant, a difference in a work function between the gate electrode and the gate insulating film is equal to or smaller than 0.1 eV, resulting in that the modulation is suppressed.

[0022]

The process for changing the composition of tungsten silicide to change a work function of a gate electrode is accompanied with a problem that since tungsten silicide is formed at a relatively high temperature, specifically, at 500 degrees centigrade or higher, a silicide layer formed in source/drain diffusion regions would be highly resistive.

[0023]

Furthermore, since the composition ratio of tungsten silicide and a work function of a gate electrode are in linear relation with each other, even slight non-uniformity in the composition ratio (for instance, non-uniformity in a thickness of a tungsten or silicon film, and non-uniformity in in-plane profile of the same) would cause fluctuation in the work function, resulting in reduction in reproduction and uniformity of a device.

10 [0024]

5

Furthermore, when a tungsten film and a silicon film are caused to react with each other to make silicon-rich tungsten silicide, there might cause peeling in an interface between a gate insulating film and a gate electrode.

[0025]

In view of the above-mentioned problems in the prior art, it is an object of the present invention to provide a semiconductor device and a method of fabricating the same both of which are capable of solving the above-mentioned problems, and enhancing performances and reliability of a resultant semiconductor device.

20

25

15

SOLUTION TO THE PROBLEMS

[0026]

In order to accomplish the above mentioned object, the present invention provides a semiconductor device including a silicon substrate, a gate insulating film formed on the silicon substrate, and a gate electrode formed on the gate insulating film, characterized in that the gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein, the gate electrode has a region through which the gate electrode

M as a primary constituent, the silicide being expressed with MxSi1·X (0<X<1), and the X is greater than 0.5 (X>0.5) in the silicide of metal M contained in a gate electrode formed above a p-channel, and the X is equal to or smaller than 0.5 (X<0.5) in the silicide of metal M contained in a gate electrode formed above a n-channel.

5

10

15

20

25

In one aspect of the present invention, there is provided a semiconductor device including a silicon substrate, a gate insulating film formed on the silicon substrate, and a gate electrode formed on the gate insulating film, in this order, wherein the gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein, the gate electrode contains silicide of metal M as a primary constituent, and has a region through which the gate electrode makes contact with the gate insulating film and which has a composition expressed with M_XSi_{1-X} (0<X<1), and the X is greater than 0.5 (X>0.5) in the silicide contained in a gate electrode formed above a p-channel, and the X is equal to or smaller than 0.5 (X<0.5) in the silicide contained. The metal M is selected from nickel (Ni), platinum (Pt), tantalum (Ta), titanium (Ti), hafnium (Hf), cobalt (Co), zirconium (Zr) and vanadium (V).

It is preferable that the gate electrode contains nickel silicide as a primary constituent, and assuming that a region of the nickel silicide making contact with the gate insulating film is expressed with Ni_XSi_{1-X} (0<X<1), the X is equal to or greater than 0.6 and smaller than 1 (0.6≤X<1) in the nickel silicide contained in a gate electrode formed above a p-channel, and the X is greater than 0 and equal to or smaller than 0.5 (0<X≤0.5) in the nickel silicide contained in a gate electrode formed above a n-channel.

It is preferable that the nickel silicide contained in the gate electrode formed above the p-channel contains Ni₃Si phase as a principal constituent at

least in a region through which the nickel silicide makes contact with the gate insulating film, and the nickel silicide contained in the gate electrode formed above the n-channel contains one of NiSi phase and NiSi₂ phase as a principal constituent at least in a region through which the nickel silicide makes contact with the gate insulating film.

[0027]

5

10

15

20

25

It is preferable that the electrically insulating film contains one of Hf and Zr.

[0028]

It is preferable that the semiconductor device further includes a layer containing one of Hf and Zr therein between the electrically insulating film and the gate electrode.

[0029]

The electrically insulating film may be designed to have a multi-layered structure including, for instance, a silicon oxide film or a silicon nitride film, and a Hf-containing layer or a Zr-containing layer.

[0030]

It is preferable that the electrically insulating film contains HfSiON. [0031]

It is preferable that the semiconductor device further includes a HfSiON layer between the electrically insulating film and the gate electrode.

[0032]

The electrically insulating film may be designed to have a multi-layered structure including, for instance, a silicon oxide film or a silicon nitride film, and a HfSiON layer.

[0033]

It is preferable that the metal M is a metal to which a salicide process is applicable to make silicide.

[0034]

For instance, nickel (Ni) may be selected as the metal M. [0035]

It is preferable that, assuming that a region of the silicide (including nickel (Ni) as the metal M) making contact with the gate insulating film is expressed with NixSi1·X (0<X<1), the X is equal to or greater than 0.6 and smaller than 1 (0.6≤X<1) in the silicide contained in a gate electrode formed above a p-channel, and the X is greater than 0 and equal to or smaller than 0.5 (0<X≤0.5) in the silicide contained in a gate electrode formed above a n-channel. [0036]

It is preferable that the silicide contained in the gate electrode formed above the p-channel contains Ni3Si phase as a principal constituent at least in a region through which the silicide makes contact with the gate insulating film, and the silicide contained in the gate electrode formed above the n-channel contains one of NiSi phase and NiSi2 phase as a principal constituent at least in a region through which the silicide makes contact with the gate insulating film. [0037]

The present invention further provides a semiconductor device including a silicon substrate, a gate insulating film formed on the silicon substrate, and a gate electrode formed on the gate insulating film, characterized in that at least a region of the gate electrode making contact with the gate insulating film is composed of silicide containing Ni₃Si phase as a principal constituent.

[0038]

5

10

15

20

25

It is preferable that the gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

[0039]

It is preferable that the electrically insulating film contains one of Hf

and Zr.

[0040]

It is preferable that the semiconductor device further includes a layer containing one of Hf and Zr therein between the electrically insulating film and the gate electrode.

[0041]

5

The electrically insulating film may be designed to have a multi-layered structure including, for instance, a silicon oxide film or a silicon nitride film, and a Hf-containing layer or a Zr-containing layer.

10 [0042]

It is preferable that the electrically insulating film contains HfSiON. $\{0043\}$

It is preferable that the semiconductor device further includes a HfSiON layer between the electrically insulating film and the gate electrode.

15 [0044]

The electrically insulating film may be designed to have a multi-layered structure including, for instance, a silicon oxide film or a silicon nitride film, and a HfSiON layer.

[0045]

20

25

It is preferable that the gate electrode is included in a p-type MOSFET, for instance.

[0046]

The present invention further provides a method of fabricating the above-mentioned semiconductor device, including depositing poly-silicon (poly-Si) on a gate insulating film and patterning the poly-silicon into a gate electrode having desired dimension, depositing one of metals selected from Ni, Pt, Ta, Ti, Hf, Co, Zr and V metal M on the gate electrode, thermally annealing the gate electrode and the one of metals metal M to entirely turn the gate electrode to silicide of the one of metals metal M, and removing a portion of the one of metals

metal M which was not turned into the silicide, by etching, assuming that the one of metals is expressed with M, and the silicide has a portion through which the silicide makes contact with the gate insulating film and which has a composition expressed with M_XSi_{1-X} (0<X<1), wherein the metal M has such a thickness t1 above a p-channel device that, when poly-silicon and the metal M react with each other to make silicide, a portion of the silicide making contact with the gate insulating film has composition expressed with M_XSi_{1-X} (0.5<X<1), and has such a thickness t2 above a n-channel device that, when poly-silicon and the metal M react with each other to make silicide, a portion of the silicide making contact with the gate insulating film has composition expressed with M_XSi_{1-X} (0<X<0.5). [0047]

The present invention further provides a method of fabricating the above mentioned semiconductor device, including depositing poly-silicon on a gate insulating film and patterning the poly-silicon into a gate electrode having desired dimension, forming a nickel (Ni) film on the gate electrode, thermally annealing the gate electrode and the nickel film to entirely turn the gate electrode to nickel silicide (NiSi), and removing a portion of the nickel film which was not turned into the nickel silicide, by etching, wherein the nickel film has such a thickness t1 above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, a portion of the nickel silicide making contact with the gate insulating film has composition expressed with Ni_XSi_{1-X} (0.6 \leq X<1), and has such a thickness t2 above a n-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, a portion of the nickel silicide making contact with the gate insulating film has composition expressed with Ni_XSi_{1-X} (0<X \leq 0.5).

[0048]

5

10

15

20

25

The present invention further provides a method of fabricating the above-mentioned semiconductor device, including depositing poly-silicon on a gate insulating film and patterning the poly-silicon into a gate electrode having

desired dimension, forming a nickel (Ni) film on the gate electrode, thermally annealing the gate electrode and the nickel film to entirely turn the gate electrode to nickel silicide (NiSi), and removing a portion of the nickel film which was not turned into the nickel silicide, by etching, wherein the nickel film has such a thickness t1 above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, the nickel silicide has Ni₃Si phase as a principal constituent, and has such a thickness t2 above a n-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, the nickel silicide has one of NiSi phase and NiSi₂ phase as a principal constituent.

[0049]

5

10

For instance, a ratio of a thickness \overline{TNi} $\overline{T_{Ni}}$ of the nickel film to a thickness \overline{TSi} $\overline{T_{Si}}$ of the poly-silicon is defined as $\overline{TNi/TSi}$ $\overline{T_{Ni}/T_{Si}} \geq 1.60$ to form the gate electrode including Ni₃Si phase as a principal constituent.

15 [0050]

For instance, a ratio of a thickness TNi $\underline{T_{Ni}}$ of the nickel film to a thickness TSi $\underline{T_{Si}}$ of the poly-silicon is defined as $0.55 \leq \underline{TNi/TSi}$ $\underline{T_{Ni}/T_{Si}} \leq 0.95$ to form the gate electrode including NiSi phase as a principal constituent.

$\{0051\}$

For instance, a ratio of a thickness \overline{TNi} $\overline{T_{Ni}}$ of the nickel film to a thickness \overline{TSi} $\overline{T_{Si}}$ of the poly-silicon is defined as $0.28 \leq \overline{TNi/TSi}$ $\overline{T_{Ni}/T_{Si}} \leq 0.54$, and the gate electrode and the nickel film are thermally annealed at 650 degrees centigrade or higher to form the gate electrode including NiSi₂ phase as a principal constituent.

$25 \quad [0052]$

The step of depositing the metal M or forming the nickel film may include, after forming the metal M or the nickel film above a n-channel device or a p-channel device by the thickness of t2, forming diffusion-preventing layer which is stable to the metal M or nickel, only above the n-channel device, and

depositing the metal M or forming the nickel film by the thickness of (t1 – t2). [0053]

It is preferable that the diffusion-preventing layer can be etched in selected areas relative to silicide of the metal M.

$5 \quad [0054]$

It is preferable that the diffusion preventing layer contains one of TiN and TaN as a primary constituent.

[0055]

10

15

20

25

It is preferable that the gate electrode and the metal M or the nickel film are thermally annealed for silicidation at such a temperature that a resistance of metal silicide formed in a diffusion contact region of the semiconductor device is not increased.

[0056]

The present invention further provides a method of fabricating the above-mentioned semiconductor device, including depositing poly-silicon on a gate insulating film and patterning the poly-silicon into a gate electrode having desired dimension, forming a nickel (Ni) film on the gate electrode, thermally annealing the gate electrode and the nickel film to entirely turn the gate electrode to nickel silicide (NiSi), and removing a portion of the nickel film which was not turned into the nickel silicide, by etching, wherein a ratio of a thickness $\overline{TNi} \ \underline{TNi} \$ of the nickel film to a thickness $\overline{TSi} \ \underline{TSi} \$ of the poly-silicon is defined as $1.60 \le \overline{TNi/TSi} \ \underline{TNi/TSi} \ \underline{TNi/TSi} \ \underline{TNi/TSi} \ \underline{TNi/TSi} \$

[0057]

In the specification, the term "high dielectric constant" (High-k) is used for distinguish from an insulating film composed of silicon dioxide (SiO₂) and conventionally used as a gate insulating film, and means a higher dielectric constant than the same of an insulating film composed of silicon dioxide (SiO₂). A specific numerical range of "high dielectric constant" is not to be limited.

ADVANTAGES OBTAINED BY THE INVENTION

[0058]

5

10

15

20

25

In accordance with the present invention, a gate electrode is composed of silicide. This ensures avoiding depletion in a gate electrode, and makes it possible to control a work function of a gate electrode to be formed on a gate insulating film having a high dielectric constant by controlling composition of the silicide, though the control of a work function was said quite difficult. Accordingly, it is possible to control a threshold voltage (Vth) suitably to each of devices by applying a silicide electrode having appropriate composition to p-type and n-type MOSFETs.

[0059]

Since the composition of silicide is determined in self-aligning manner in accordance with a primary crystal phase of the silicide, it would be possible to have a broad process margin, making it possible to suppress fluctuation in a threshold voltage (Vth).

In addition, it is possible to avoid a contact silicide layer formed in a source/drain diffusion region from being highly resistive, by selecting a metal such as nickel applicable to a low-temperature salicide process.

[0060]

Since the method of fabricating a semiconductor device in accordance with the present invention does not include a step of, after a poly-Si electrode was formed on a gate insulating film, removing the poly-Si electrode, the gate insulating film is not exposed at a surface thereof to wet-etchant or organic solvents a couple of times. Accordingly, it is possible to present a CMOSFET including a metal gate electrode and a gate insulating film having a high dielectric constant both of which are superior in reliability.

BRIEF DESCRIPTION OF THE DRAWINGS [0061]

[FIG. 1] FIG. 1 is a cross-sectional view of a first conventional CMOSFET.

[FIG. 2] FIG. 2 is a cross-sectional view of a second conventional CMOSFET which is also in accordance with a reference example 2.

[FIG. 3] FIG. 3 is a cross-sectional view of a CMOSFET in accordance with the first embodiment of the present invention.

5

10

15

20

25

[FIG. 4] FIG. 4 includes Each of FIGs. 4A to 4J is a cross-sectional views view of a CMOSFET, each illustrating a step of the method of fabricating a CMOSFET in accordance with the first embodiment of the present invention.

[FIG. 5] FIG. 5 illustrates wave-forms indicating the measurement results of X-ray diffraction (XRD) and Rutherford back-scattering (RBS) in each of crystal phases of Ni silicide in the CMOSFET in accordance with the first embodiment of the present invention.

[FIG. 6] FIG. 6 is a graph showing a relation between a gate capacity (C) and a gate voltage (V) in the CMOSFET including a Ni silicide gate electrode having composition controlled in accordance with the first embodiment, and further including a gate insulating film comprised of a HfSiON film as a film composed of a material having a high dielectric constant.

[FIG. 7] FIG. 7 is a graph showing a relation between a work function estimated based on a flat band voltage, and a composition ratio Ni/(Ni + Si) of a Ni silicide gate electrode.

[FIG. 8] FIG. 8 is a graph showing a range of a threshold voltage of a transistor accomplished by a work function of a Ni silicide gate electrode fabricated in accordance with the first embodiment.

[FIG. 9] FIG. 9 is a graph showing the dependency of a drain current on a gate voltage in a n-type MOSFET having a Ni silicide gate electrode fabricated in accordance with the first embodiment.

[FIG. 10] FIG. 10 is a graph showing a relation between electron mobility and an intensity of effective electric field in a n-type MOSFET fabricated

in accordance with the first embodiment.

[FIG. 11] FIG. 11 is a cross-sectional view of the reference example 1 relative to a CMOSFET fabricated in accordance with the first embodiment of the present invention.

[FIG. 12] FIG. 12 is a graph showing a relation between a gate capacity
(C) and a gate voltage (V) in a p-type MOSFET in accordance with the reference example 1.

[FIG. 13] FIG. 13 is a graph showing the dependency of both a work function of a NiSi electrode formed on a SiO₂ film and a work function of a NiSi electrode formed on a HfSiON film, on doses of impurities, the dependency being determined based on the C-V curves of p-type and n-type MOSFETs.

INDICATION BY REFERENCE NUMERALS

[0062]

10

- 1 Silicon substrate
- 15 2 Film for separating devices from one another
 - 3 Gate insulating film
 - 4 Poly-silicon film
 - 5 Silicon oxide film
 - 6 Extended diffusion layer region
- 20 7 Gate sidewall
 - 8 Source/drain diffusion layer
 - 9 Metal film
 - 10 Silicide layer
 - 11 Interlayer insulating film
- 25 12 First metal film
 - 13 Diffusion-preventing layer
 - 14 Second metal film
 - 19, 20 Gate electrode
 - 18 HfSiOn film

BEST MODE FOR CARRYING OUT THE INVENTION [0063]

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is based on the discovery that when a CMOSFET is designed to include a gate insulating film having a high dielectric constant for enhancing performances thereof, a n-type MOSFET is designed to have a gate electrode composed of silicon-rich silicide, and a p-type MOSFET is designed to have a gate electrode composed of metal-rich silicide, ensuring that slight change in silicide composition causes significant change in a work function. [0064]

The above-mentioned phenomenon is relevant to pinning (which is mentioned later in the reference example 1) of an electrode Fermi-level, caused when a poly-Si electrode is formed on a HfSiON film. Such significant change in a work function cannot be obtained, if a gate insulating film is composed of SiO₂. [0065]

Specifically, if a silicon-rich silicide electrode is formed, for instance, on a HfSiON film as an electrically insulating film having a high dielectric constant, the influence caused by Fermi-level pinning at a poly-Si/HfSiON interface before being silicided remains as it is without being cancelled. Thus, a work function of the silicide electrode is close to 4.1 to 4.3 eV during which Fermi-level pinning of a poly-Si electrode formed on a HfSiON film exists.

In contrast, Fermi-level pinning is weaker in a silicide electrode containing a metal at a higher concentration. Thus, a work function (4.8 eV) substantially inherent to silicide is reflected onto a gate electrode.

[0066]

5

10

15

20

25

Furthermore, in the present invention, there is used a metal which can completely turn poly. Si into silicide at a low temperature.

[0067]

Specifically, it is preferable to turn poly-Si into silicide at a temperature in the range of 350 to 500 degrees centigrade, because a resistance of metal silicide formed in a contact region of a source/drain diffusion layer is not increased at the temperature.

5 [0068]

In the present invention, there is used a metal which is capable of forming both a silicon-rich crystal phase and a metal-rich crystal phase at 350 to 500 degrees centigrade.

[0069]

It is possible to determine a composition of a gate electrode in self-aligning manner by using the above-mentioned metal for turning a poly-Si electrode into silicide therewith, ensuring that fluctuation in a CMOS process can be suppressed.

[0070]

As is obvious in light of the explanation made above, nickel (Ni) is preferable as a metal M in silicide. The use of Ni makes it possible to completely turn poly-Si into silicide even when an annealing temperature is equal to or smaller than 450 degrees centigrade. Furthermore, it is further possible to gradually change a composition of crystal phase by changing Ni supply.

20 [0071]

It is preferable for the above-mentioned reasons that, assuming that a region of nickel silicide making contact with a HfSiON film is expressed with NixSi_{1-X} (0<X<1), the X is equal to or greater than 0.6, but smaller than 1 (0.6 \leq X<1) in Ni silicide of which a gate electrode is composed in a p-type MOSFET, and the X is greater than 0 and equal to or smaller than 0.5 (0<X \leq 0.5) in Ni silicide of which a gate electrode is composed in a n-type MOSFET.

[0072]

25

It is more preferable that, assuming that a region of nickel silicide making contact with a HfSiON film is expressed with NixSi_{1-X} (0<X<1), the X is

greater than 0.6, but smaller than 0.8 (0.6≤X<0.8) in Ni silicide of which a gate electrode is composed in a p-type MOSFET, and the X is greater than 0.3 and smaller than 0.55 (0.3<X≤0.55) in Ni silicide of which a gate electrode is composed in a n-type MOSFET. This is because that crystal phases of Ni are grouped primarily into NiSi₂, NiSi, Ni₃Si₂, Ni₂Si and Ni₃Si, and these compounds can be formed in dependence on thermal history.

[0073]

5

10

15

20

It is most preferable that, assuming that a region of nickel silicide making contact with a HfSiON film is expressed with Ni_XSi_{1-X} (0<X<1), the X is greater than 0.7, but smaller than 0.8 (0.7≤X<0.8) in Ni silicide of which a gate electrode is composed in a p-type MOSFET, and the X is greater than 0.45 and smaller than 0.55 (0.45<X≤0.55) in Ni silicide of which a gate electrode is composed in a n-type MOSFET. That is, it is preferable that silicide contained in a gate electrode in a p-type MOSFET primarily contains Ni₃Si phase, and silicide contained in a gate electrode in a n-type MOSFET primarily contains NiSi phase.

[0074]

The metal M is not to be limited to Ni. As the metal M, there may be used tantalum (Ta), platinum (Pt), cobalt (Co), titanium (Ti), hafnium (Hf), vanadium (V), chromium (Cr), zirconium (Zr) or niobium (Nb), for instance, if they can turn poly-Si into silicide at such a temperature that a resistance of metal silicide formed in a contact area in a source/drain diffusion layer is not increased, and further if it is possible to form both silicon-rich crystal phase and metal-rich crystal phase at the temperature.

$25 \quad [0075]$

Furthermore, in the present invention, a gate electrode contains silicide of metal M as a primary constituent, expressed with M_XSi_{1-X} (0<X<1), and the X is greater than 0.5 (X>0.5) in the silicide of metal M contained in a gate electrode formed above a p-channel, and the X is equal to or smaller than 0.5

(X≤0.5) in the silicide of metal M contained in a gate electrode formed above a n-channel.

[0076]

5

The use of the metal silicide meeting the above-mentioned conditions makes it possible not only to suppress reduction in a drain current in a transistor, caused by depletion of a conventionally used gate electrode composed of poly-Si, but also to provide the following advantages.

[0077]

(1) It is possible to control a work function in a gate insulating film 10 having a high dielectric constant, though the work function control was quite difficult in a conventional silicide electrode.

[0078]

(2) Since it is possible to control silicide composition with crystal phases of silicide, and further it is possible to control crystal phases of silicide with a thickness of a metal film formed on poly-Si, large margin in fabrication conditions is ensured, and reproducibility of transistors can be enhanced.

[0079]

(3) The use of metal-rich silicide can make a range in which a work function is modulated broader than mid-gap of silicon.

20 [0080]

15

(4) The use of metal-rich silicide can make it possible to select a low-temperature silicidation process.

[0081]

(5) Since it is not necessary to change constituent composition of a gate electrode, it is no longer necessary to carry out a step of etching for removal a film deposited on a gate insulating film unlike a conventional process. This ensures it possible to prevent a gate insulating film from being damaged by etching.

[0082]

(6) It is possible to carry out a salicide process in a silicide fabrication process, ensuring simplification in steps of fabricating a gate electrode.

[0083]

In the explanation made above, a composition of a gate electrode and a profile of crystal phase in a depth-wise direction are not mentioned. However, since a threshold voltage (Vth) of a MOSFET is dependent on a combination of a gate insulating film and a gate electrode disposed adjacent thereto, if constituents, composition and/or crystal phases in a region at which a gate electrode and a gate insulating film make contact with each other meet the conditions required in the present invention, it would be possible to obtain the advantages of the present invention, even if constituents and/or crystal phases in a region of a gate electrode not making contact with a gate insulating film are different from the above-mentioned ones, or even if a gate electrode has a composition varying in a depth-wise direction.

15 [0084]

5

10

Embodiments in accordance with the present invention are explained hereinbelow with reference to the drawings.

EMBODIMENT 1

20 [0085]

FIG. 3 is a cross-sectional view of a CMOSFET in accordance with the first embodiment of the present invention.

[9860]

The CMOSFET in accordance with the first embodiment includes a silicon substrate 1. Device separation films 2 are formed at a surface of the silicon substrate 1. A n-type MOSFET and a p-type MOSFET are to be fabricated in a device-fabrication region defined between the device separation films 2 disposed adjacent to each other.

[0087]

The n-type MOSFET is comprised of a silicon dioxide (SiO₂) layer 3 formed on the silicon substrate 1 as a gate insulating film, a HfSiON layer 18 formed on the silicon dioxide layer 3, and a gate electrode 19 formed on the HfSiON layer 18. The gate electrode 19 in the n-type MOSFET is composed of Ni_XSi_{1-X} (0<X \leq 0.5).

[8800]

5

10

20

The p-type MOSFET is comprised of a silicon dioxide (SiO₂) layer 3 formed on the silicon substrate 1, a HfSiON layer 18 formed on the silicon dioxide layer 3, and a gate electrode 20 formed on the HfSiON layer 18. The gate electrode 20 in the p-type MOSFET is composed of Ni_XSi_{1-X} ($0.6 \le X < 1$).

[0089]

As mentioned later, it is not always necessary to form the HfSiON layer 18 in both of the n-type and p-type MOSFETs.

[0090]

Since the n-type and p-type MOSFETs have the same structure as each other, hereinbelow is explained only a structure of the n-type MOSFET.

[0091]

A gate sidewall 7 is formed on the silicon substrate 1, surrounding the silicon dioxide layer 3, the HfSiON layer 18 and a sidewall of the gate electrode 19 therewith. An interlayer insulating film 11 is formed on the silicon substrate 1, covering the gate sidewall 7 therewith such that the gate electrode 19 is exposed.

[0092]

A silicide layer 10 is formed at a surface of the silicon substrate 1 around the gate sidewall 7. An extended diffusion layer region 6 is formed in the silicon substrate 1 around the gate electrode 19, and source/drain diffusion layers 8 are formed around the gate sidewall 7 and below the extended diffusion layer region 6.

[6093]

FIGs. 4A to 4J 4(a) to 4(j) are cross-sectional views each showing a step of a method of fabricating the CMOSFET in accordance with the embodiment 1. Hereinbelow is explained the method of fabricating the CMOSFET in accordance with the embodiment 1, with reference to FIGs. 4A to 4J 4(a) to 4(j).

5 [0094]

In the method of fabricating the CMOSFET in accordance with the embodiment 1, the interlayer insulating film, after having been formed, is polished to be flattened, and simultaneously, n-type and p-type MOSFETs are fabricated by means of CMP (Chemical Mechanical Polishing) which exposes upper portions of the gate electrodes.

[0095]

10

20

25

First, as illustrated in FIG. <u>4A</u> <u>4(a)</u>, the device separation films 2 are formed at a surface of the silicon substrate 1 by means of STI (Shallow Trench Isolation) process.

15 [0096]

Then, the gate insulating film 3 is formed at a surface of the silicon substrate 1 in a device-fabrication region defined by the device separation films 2. The gate insulating film 3 is comprised of an electrically insulating film having a high dielectric constant and composed of metal oxide, metal silicate, metal oxide into which nitrogen is doped, or metal silicate into which nitrogen is doped.

In particular, it is preferable that the gate insulating film 3 contains Hf or Zr. This is because an electrically insulating film containing Hf or Zr is stable to annealing to be carried out at a high temperature, and it is possible to cause the film to contain a small amount of fixed electric charges therein.

[0098]

Furthermore, it is preferable to form a layer containing Hf or Zr such that the layer makes contact with a gate electrode comprised of an electrically insulating film having a high dielectric constant. This is because a threshold voltage of a MOSFET is dependent on a combination of a gate electrode and a film having a high dielectric film and making contact with the gate electrode.

A silicon oxide film or a silicon oxide nitride film may be formed between the electrically insulating film and the silicon substrate 1 in order to reduce an interfacial level at an interface between the silicon substrate 1 and the gate insulating film 3 and further reduce the influence caused by fixed electric charges included in the electrically insulating film.

[0099]

5

10

15

20

25

It is more preferable that a HfSiON film may be formed in place of the silicon oxide film or the silicon oxide nitride film. As an alternative, the HfSiON film 18 may be formed on the silicon oxide film or the silicon oxide nitride film (in FIGs. 4A to 4J 4(a) to 4(j), only the gate insulating film 3 is illustrated, and the HfSiON film 18 is omitted for simplification).

[0100]

In the embodiment 1, a concentration of Hf in the gate insulating film 3 varies in a depth-wise direction thereof. The HfSiON layer 18 has a highest concentration of Hf in the vicinity of an interface between the gate electrode and the gate insulating film 3, and has a composition of a thermally oxidized silicon film in the vicinity of an interface between the silicon substrate 1 and the gate insulating film 3.

[0101]

In order to the HfSiON film 18 having the above-mentioned structure, a thermally oxidized silicon film is first formed by the thickness of 1.9 nm. Then, Hf is deposited on the thermally oxidized silicon film by the thickness of 0.5 nm by a long-throw sputtering process. Then, the resultant is thermally annealed twice, firstly at 500 degrees centigrade in oxygen atmosphere for one minute, and secondly at 800 degrees centigrade in nitrogen atmosphere for thirty seconds. This results in that Hf is diffused into the underlying silicon oxide film in solid phase, and thereby there is formed a HfSiON film. Thereafter, the HfSiON film

is annealed at 900 degrees centigrade in NH₃ atmosphere for ten minutes to thereby fabricate the HfSiON film 18.

[0102]

Then, a multi-layered structure comprised of the poly-silicon (poly-Si) film 4 having a thickness of 40 nm and the silicon oxide film 5 having a thickness of 150 nm is formed on the gate insulating film 3.

[0103]

5

10

15

20

25

As illustrated in FIG. <u>4B</u> 4(b), the multi-layered structure is patterned into a gate electrode 4a by lithography and reactive ion etching (RIE). Then, ions are doped into the silicon substrate 1 with the gate electrode 4a being used as a mask to thereby form the extended diffusion layer region 6 around the gate electrode 4a in a self-aligning manner.

[0104]

Then, as illustrated in FIG. <u>4C</u> <u>4(e)</u>, a silicon oxide film and a silicon nitride film are successively formed. Then, those films are etched back to thereby form the gate sidewall 7 on a sidewall of the gate electrode 4a.

[0105]

Then, ions are doped again into the silicon substrate 1. Then, the silicon substrate 1 is annealed for activating the ions to form the source/drain diffusion layers 8 beneath the extended diffusion layer region 6.

[0106]

Then, as illustrated in FIG. $\underline{4D}$ 4(d), a metal film 9 is formed entirely on the silicon substrate by sputtering by the thickness of 20 nm. $\underline{[0107]}$

Then, as illustrated in FIG. <u>4E</u> 4(e), a silicide layer 10 is formed in accordance with the salicide process by the thickness of about 40 nm only at areas disposed above the source/drain diffusion layers 8 with the gate electrode 19, the gate sidewall 7 and the device separation films 2 being used as a mask.

The silicide layer 10 is composed of Ni mono-silicide (NiSi) for

minimizing a contact resistant thereof. In place of Ni silicide, the silicide layer 10 may be composed of Co silicide or Ti silicide.

[0108]

Then, as illustrated in FIG. <u>4F</u> <u>4(f)</u>, an interlayer insulating film 11 comprised of a silicon oxide film is formed entirely on the silicon substrate 1 by CVD (Chemical Vapor Deposition).

[0109]

5

10

20

25

Then, as illustrated in FIG. <u>4G</u> 4(g), the interlayer insulating film 11 is flattened by CMP. Then, the interlayer insulating film 11 is etched back to make the poly-silicon film 4 of the gate electrode 4a exposed.

[0110]

Then, as illustrated in FIG. 4H 4(h), a first metal film 12 is formed entirely on the silicon substrate 1 for making silicide of the gate electrode 4a and the poly-silicon film 4.

15 [0111]

A metal of which the first metal film 12 is composed is selected from metals which make silicide with the poly-silicon film 4, for instance, selected from Ni, Pt, Hf, V, Ti, Ta, W, Co, Cr, Zr, Mo, Nb or alloys thereof. It is preferable to select a metal which is capable of turning the poly-silicon film 4 into silicide at such a temperature that a resistance of the silicide layer 10 formed in the source/drain diffusion layers 8 is not increased.

For instance, if a nickel mono-silicide (NiSi) layer is formed in the source/drain diffusion layers 8, it would be necessary to carry out the subsequent process at 500 degrees centigrade or lower in order to prevent a contact resistance between the source/drain diffusion layers 8 and wirings from increasing due to disilicidation of nickel (NiSi₂). Accordingly, nickel is selected in the embodiment 1, because silicidation can be well accomplished at 500 degrees centigrade of lower.

[0112]

The first metal film 12 composed of nickel is formed so as to have such a thickness t2 that when the poly-silicon film 4 and nickel sufficiently react with each other into silicide, a portion of the silicide making contact with the gate insulating film 3 has a composition defined as Ni_XSi_{1-X} (0<X \leq 0.5).

$5 \frac{[0113]}{}$

10

20

25

It is preferable that the first metal film 12 has such a thickness that the silicide film to be formed after the silicidation contains NiSi phase or NiSi₂ phase as a primary constituent. This is because a work function of the silicide film containing NiSi phase or NiSi₂ phase as a primary constituent can be set in the range of 4.4 to 4.5 eV relative to HfSiON.

In the embodiment 1, the first metal film 12 is comprised of a nickel film formed at a room temperature by DC magnetron sputtering by the thickness of 22 nm.

[0114]

A diffusion-preventing layer 13 is formed entirely on the first metal film 12 comprised of a nickel film in order to prevent nickel diffusion.

[0115]

A material of which the diffusion preventing layer 13 is composed is selected from materials which can prevent diffusion of metal to be turned into silicide in a thermally annealing step to be carried out for completely turning gate poly-silicon into silicide, and further, which is stable.

[0116]

It is preferable that the diffusion-preventing layer 13 can be etched in selected areas relative to the silicided metal and the interlayer insulating film 11, because the process of fabricating a transistor can be simplified.

In the embodiment 1, the diffusion-preventing layer 13 is comprised of a TiN film formed at 300 degrees centigrade by reactive sputtering by the thickness of 20 nm.

[0117]

Then, as illustrated in FIG. <u>4I</u> <u>4(i)</u>, only a portion of the TiN film 13 disposed above the first metal film (Ni film) 12 in the p-type MOSFET is removed by lithography and RIE.

[0118]

5

10

Then, a second metal film 14 identical in constituent with the first metal film 12 is formed entirely on the silicon substrate for making silicide. In the embodiment 1, a nickel is formed as the second metal film 14.

[0119]

The second metal film 14 comprised of a nickel film is designed to have such a thickness t1 that when the poly-silicon film 4 sufficiently reacts with nickel contained in the first and second metal films 12 and 14 having a total thickness of (t1 + t2) to thereby turn into silicide, a portion of the silicide making contact with the gate insulating film 3 has a composition defined as NixSi_{1-X} (0.5<X<1).

15 [0120]

It is preferable that the second metal film 14 such a thickness t1 that a portion of the silicide making contact with the gate insulating film 3 has a composition defined as Ni_XSi_{1-X} (0.6 \leq X<1). This is because nickel silicide including nickel twice or more greater than silicon has a work function of 4.6 eV on HfSiON.

[0121]

20

25

It is more preferable that the second metal film 14 such a thickness t1 that the resultant silicide includes Ni₃Si phase as a primary constituent. This is because silicide including Ni₃Si phase as a primary constituent has a work function of 4.8 eV on HfSiON.

[0122]

In the embodiment 1, a nickel film as the second metal film 14 is formed at a room temperature by DC magnetron sputtering by the thickness of 44 nm. Accordingly, a nickel film having a total thickness of 66 nm (a nickel

film as the first metal film 12 has a thickness of 22 nm, and a nickel film as the second metal film 14 has a thickness of 44 nm) contributes to the silicidation above the gate insulating film 3 in the p-type MOSFET, whereas only a nickel film as the first metal film 12 (a thickness of 22 nm) disposed beneath the diffusion-preventing layer 13 contributes to the silicidation above the gate insulating film 3 in the n-type MOSFET.

[0123]

5

10

15

20

25

Then, a thermally annealing step is carried out for turning the poly-silicon film 4 formed on the gate insulating film 3, the first metal film 12, and the second metal film 14 into silicide. It is necessary to carry out the thermally annealing step in non-oxidizing atmosphere in order to prevent the metal films from being oxidized, and it is further necessary to carry out the thermally annealing step at such a temperature that a sufficient diffusion speed can be accomplished for entirely turning the poly-silicon film 4 formed on the gate insulating film 3 into silicide, and the silicide layer 10 formed in the source/drain diffusion layers 8 does not become highly resistive.

[0124]

In the embodiment 1, since the silicide layer 10 formed on the source/drain diffusion layers 8 and the silicide formed on the gate electrode 4a are both nickel silicide, the above-mentioned thermal annealing is carried out at 450 degrees centigrade in nitrogen gas atmosphere for two minutes.

The above-mentioned thermal annealing may be carried out at a higher temperature, if the silicide layer 10 formed on the source/drain diffusion layers 8 is Co silicide or Ti silicide. For instance, the thermal annealing may be carried out at 800 degrees centigrade, for instance.

[0125]

As a result of carrying out the above-mentioned thermal annealing, the poly-silicon film 4 reacts with the nickel film as the first metal film 12 having a thickness of 22 nm to thereby turn into silicide in the n-type MOSFET, and the

poly-silicon film 4 reacts with the nickel films 12 and 14 having a total thickness of 66 nm to thereby turn into silicide in the p-type MOSFET.

[0126]

Thus, as illustrated in FIG. <u>4J</u> 4(j), there are formed the gate electrodes 19 and 20 in the n-type and p-type MOSFETs, respectively.

[0127]

5

10

20

25

Since a larger amount of nickel can be supplied to the poly-silicon film 4 in the p-type MOSFET than in n-type MOSFET, the Ni silicide gate electrode 20 contains nickel in a higher concentration than the Ni silicide gate electrode 19 of the n-type MOSFET.

[0128]

FIG. 5 illustrates wave-forms indicating the measurement results of X-ray diffraction (XRD) and Rutherford back-scattering (RBS) in each of crystal phases of Ni silicide.

$15 \quad \frac{[0129]}{}$

As illustrated in FIG. 5, when the nickel film has the above-mentioned thickness in the embodiment 1, the nickel silicide gate electrode 19 of the n-type MOSFET is comprised singly of NiSi phase, and a composition ratio Ni/(Ni + Si) is about 0.5. In contrast, the nickel silicide gate electrode 20 of the p-type MOSFET is comprised of combined phases of NiSi phase and Ni₃Si phase as a main phase, and a composition ratio Ni/(Ni + Si) is about 0.75.

[0130]

Then, portions of the nickel films 12 and 14 and the TiN film 13 which do not contribute to silicidation in the thermally annealing step are removed by etching through the use of aqueous solution of sulfuric acid hydrogen peroxide.

[0131]

In the above-mentioned steps, peeling of the gate electrodes 19 and 20 was not observed at all.

[0132]

By carrying out the above-mentioned steps, as illustrated in FIG. <u>4J</u> 4(j), there is fabricated a CMOSFET including the nickel full-silicide electrodes 19 and 20 having different compositions from each other in the n-type and p-type MOSFETs.

$5 \frac{[0133]}{}$

As shown in Table 1, crystal phase of nickel silicide is dependent on a thickness of the nickel film formed on the poly-silicon film 4, that is, an amount of nickel to be supplied to the poly-silicon film 4.

[0134]

10 [Table 1]

| | | $ m TNi/TSi \ T_{Ni}/T_{Si}$ | | | |
|---|-----|------------------------------|------|------|---------------------------|
| | | 0.33 | 0.67 | 1.20 | 1.80 |
| Annealing | 650 | $NiSi_2 + NiSi$ | | | |
| Temp. | 600 | NiSi | | | |
| (Centigrade) | 500 | NiSi | NiSi | | NiSi + Ni ₃ Si |
| $\begin{array}{c} 450 \\ 400 \end{array}$ | | | NiSi | | NiSi + Ni ₃ Si |
| | 400 | | NiSi | NiSi | NiSi + Ni ₃ Si |

[0135]

15

The inventors had discovered that when a gate electrode of a n-type MOSFET is comprised of NiSi phase, a ratio (TNi/TSi T_{Ni}/T_{Si}) between a thickness (TSi T_{Si}) of a gate poly-silicon film and a thickness (TNi T_{Ni}) of a nickel film is preferably in the range of 0.55 to 0.95, and when a gate electrode of a p-type MOSFET is comprised of silicide containing NiSi₃ phase as a primary constituent, the ratio (TNi/TSi T_{Ni}/T_{Si}) is preferably equal to or greater than 1.60. [0136]

However, when a gate electrode is comprised of silicide containing NiSi₂ phase as a primary constituent, it is necessary to determine the ratio (TNi/TSi T_{Ni}/T_{Si}) in the range of 0.28 to 0.54, and to turn poly-silicon into silicide at 650 degrees centigrade or greater.

[0137]

Furthermore, since the composition Ni/(Ni + Si) on which a work 25 function of nickel silicide is dependent is determined by crystal phases such as NiSi₂, NiSi, Ni₂Si or Ni₃Si almost in self-aligning manner, it is possible to ensure wide margin in process conditions such as a total thickness of deposited nickel films or a temperature at which poly-silicon is turned into silicide both for providing common crystal phase (that is, an identical work function), and to reduce fluctuation in fabrication process.

[0138]

5

10

15

In accordance with the above-mentioned steps, it is possible to fabricate a CMOSFET including n-type and p-type MOSFETS having gate electrodes composed of Ni silicide wherein composition ratios of the gate electrodes are different from each other, and a nickel concentration of the nickel silicide gate electrode of the p-type MOSFET is higher than the same of the nickel silicide gate electrode of the n-type MOSFET.

[0139]

FIG. 6 is a graph showing a relation between a gate capacity (C) and a gate voltage (V) in a CMOSFET including a nickel silicide gate electrode having a composition controlled in accordance with the embodiment 1, and further including the gate insulating film 3 comprised of a HfSiON film composed of a material having a high dielectric constant.

[0140]

In FIG. 6 are shown three C-V curves in each of which a ratio (TNi/TSi T_{Ni}/T_{Si}) between a thickness (TSi T_{Si}) of a gate poly-silicon film and a thickness (TNi T_{Ni}) of a nickel film is 0.33, 0.67 and 1.80. As is understood in view of FIG. 6, a flat band voltage in the C-V curves shifts in accordance with the ratio (TNi/TSi T_{Ni}/T_{Si}).

25 [0141]

FIG. 7 is a graph showing a relation between a work function estimated based on a flat band voltage, and a composition ratio Ni/(Ni + Si) of a Ni silicide gate electrode.

[0142]

The compositions Ni/(Ni + Si) associated with the three solid circles illustrated in FIG. 7 indicate NiSi₂, NiSi and Ni₃Si, respectively, from the left. It is understood that a work function of nickel silicide formed on a HfSiON film is determined in association with a composition ratio of a nickel silicide gate electrode determined by these crystal phases in a self-aligning manner. Specifically, work functions in association with NiSi₂, NiSi and Ni₃Si are about 4.4 eV, about 4.5 eV and about 4.8 eV, respectively.

[0143]

5

10

15

FIG. 8 is a graph showing a relation between a threshold voltage (Vth) of a CMOSFET and an amount of channel impurities.

[0144]

FIG. 8 illustrates a range of a threshold voltage (Vth) of a MOSFET estimated based on the above-mentioned work function relative to channel impurities. That is, it is understood that a nickel silicide gate electrode composed of NiSi (having a work function of about 4.5 eV) or NiSi₂ (having a work function of about 4.4 eV) is applicable to a n-type MOSFET, and a nickel silicide gate electrode composed of Ni₃Si (having a work function of about 4.8 eV) is applicable to a p-type MOSFET.

[0145]

FIG. 9 is a graph showing the dependency of a drain current on a gate voltage in a n-type MOSFET having a Ni silicide gate electrode, and FIG. 10 is a graph showing a relation between electron mobility and an intensity of effective electric field in a n-type MOSFET.

[0146]

As illustrated in FIG. 9, a threshold voltage (Vth) of a n-type MOSFET including a nickel silicide gate electrode is equal to a threshold voltage (Vth) having been estimated with reference to FIG. 8.

[0147]

In addition, as illustrated in FIG. 10, the carrier mobility of the

transistor is equal to carrier mobility of a poly-Si/SiO2 transistor.

[0148]

As is obvious in light of the explanation made above, a combination of the NiSi gate electrode and the HfSiON gate insulating film, shown in the embodiment 1, could present superior transistor performances.

REFERENCE EXAMPLE 1

[0149]

5

15

FIG. 11 is a cross-sectional view of the reference example 1 in comparison with the embodiment 1.

[0150]

In the reference example 1 illustrated in FIG. 11, the gate insulating film 3 is comprised of a film composed of a material having a high dielectric constant, and the gate electrode is composed of poly-silicon. Specifically, the gate electrode 21 of a n-type MOSFET is comprised of a n+ poly-silicon electrode, and the gate electrode 22 of a p-type MOSFET is comprised of a p+ poly-silicon electrode.

[0151]

The same steps as the steps carried out until the gate insulating film 3 was formed in the embodiment 1 were carried out. Then, poly-silicon was deposited over the silicon substrate, and subsequently, the poly-silicon was etched into the gate electrodes 21 and 22 without forming the interlayer insulating film 11 on the poly-silicon.

[0152]

25 Then, the gate sidewall 7 was formed in the same way as the embodiment 1. When the source/drain diffusion layers 8 were formed, impurities were doped into the poly-silicon of which the gate electrodes 21 and 22 were composed. Specifically, phosphorus (P) was doped into the poly-silicon electrode 21 of the n-type MOSFET at 3E15 (cm⁻²), and boron (B) was doped into

the poly-silicon electrode 22 of the p-type MOSFET at 3E15 (cm⁻²).

[0153]

After activation of the impurities, nickel silicide was formed on the source/drain diffusion layers 8 and the poly-silicon gate electrodes 21 and 22 in accordance with a salicide process, similarly to the embodiment 1. The nickel silicide formed on the gate electrodes 21 and 22 does not reach the gate insulating film 3.

[0154]

5

10

15

20

25

FIG. 12 is a graph showing a relation between a gate capacity (C) and a gate voltage (V) in the thus fabricated p-type MOSFET in accordance with the reference example 1.

[0155]

Since the gate electrodes 21 and 22 are composed of poly-silicon, depletion occurs in the electrodes, and there further occurs capacity reduction in an inverted region which is equivalent to about 5 angstrom increase of EOT.

Furthermore, pinning of electrode Fermi-level occurs at an interface between the electrodes and an insulating film due to defects at an interface between the poly-silicon and the gate insulating film having a high dielectric constant, resulting in a problem that a threshold voltage of a transistor cannot be controlled.

[0156]

A work function of poly-silicon obtained by a flat band voltage illustrated in FIG. 9 in the case that a gate insulating film was composed of HfSiON was not dependent on doped impurity, but was fixed around 4.1 to 4.3 eV, resulting in that a threshold voltage (Vth) of the p-type MOSFET was relatively high, specifically in the range of about ·1.0 to about ·0.8 V.

REFERENCE EXAMPLE 2

[0157]

The conventional CMOSFET illustrated in FIG. 1 is used herein as the reference example 2 in comparison with the embodiment 1.

[0158]

5

10

20

25

In the reference example 2, as illustrated in FIG. 1, the gate insulating film 3 is comprised of a film composed of thermally oxidized silicon, and the gate electrodes 23 and 24 are comprised of NiSi electrodes as a metal gate electrode in order to avoid depletion of a gate electrode.

[0159]

The gate insulating film 3 was comprised of a thermally oxidized film having a thickness of 3 nm. After the steps illustrated in FIG. 4A to 4J 4(a) to 4(g) were carried out in the same way as the embodiment 1, impurity was doped into gate poly-silicon, and then, was annealed for activation. The annealing was carried out in the same conditions as those of the embodiment 2 except the impurity-doping conditions.

15 [0160]

A dosed amount of phosphorus (P) and boron (B) was in the range of 0 to 5E20 (cm⁻³). After nickel which caused the ratio TNi/TSi to be equal to 0.55 has been deposited in the same way as the embodiment 1, the gate poly-silicon was annealed at 450 degrees centigrade by two minutes to thereby make nickel silicide. The gate electrodes 23 and 24 were comprised fully of NiSi phase. Then, an excessive portion of the nickel was etched for removal.

[0161]

FIG. 13 is a graph showing the dependency of both a work function of a NiSi electrode formed on a SiO₂ film and a work function of a NiSi electrode formed on a HfSiON film, on doses of impurities, the dependency being determined based on the C-V curves of p-type and n-type MOSFETs.

[0162]

It has been understood that a work function could be varied within a range of 4.4 to 4.7 eV by changing an impurity to another and/or varying a dose

of impurity.

Accordingly, it is possible to avoid depletion of a gate electrode through the use of a NiSi electrode into which an impurity is doped, and thus, it is possible to fabricate a metal gate CMOSFET superior in threshold voltage (Vth) control almost without changing a structure of a conventional CMOSFET.

[0163]

5

10

15

20

25

The above-mentioned advantages can be obtained when a gate insulating film is composed of silicon dioxide. The advantages cannot be obtained in a CMOSFET working with low power consumption, in which it is necessary to reduce a gate leakage current.

[0164]

In order to solve the problem, there was fabricated a CMOSFET in which the gate insulating film 3 in the reference example 2 was replaced with the multi-layered structure, mentioned in the embodiment 1, comprised of a thermally oxidized silicon film and a HfSiON film formed on the thermally oxidized silicon film.

[0165]

As illustrated in FIG. 13, a work function of the NiSi electrode formed on the HfSiON film is constantly equal to 4.5 eV regardless of a dose. Thus, it has been understood that it was not possible to control a work function of the NiSi electrode formed on the HfSiON film by varying a dose of impurity contained in NiSi. Accordingly, a threshold voltage in a p-type MOSFET which is high due to Fermi pining occurring at an interface between a poly-silicon film and a HfSiON film can be lowered only by about 0.1 V, and hence, it is not possible to accomplish a threshold voltage required in CMOSFET working with low power consumption.

[0166]

While the present invention has been described in connection with certain preferred embodiments, it is to be understood that the subject matter encompassed by way of the present invention is not to be limited to those specific embodiments. On the contrary, it is intended for the subject matter of the invention to include all alternatives, modifications and equivalents as can be included within the spirit and scope of the following claims.

5 [0167]

10

15

For instance, as mentioned in the embodiment 1, a combination of a metal with which a gate electrode is turned into silicide and a metal with which source/drain diffusion layers are turned into silicide is required to meet the condition that gate poly-silicon can be turned into silicide at such a temperature that the silicide of which the source/drain diffusion layers are composed is not altered. By managing the conditions such as an annealing temperature or time for carrying out annealing in accordance with a combination of metals used for silicidation, it would be possible to have desired advantages.

For instance, even if it is quite difficult to accomplish silicidation at a low temperature with a certain metal, it would be sometimes possible to accomplish silicidation with the certain metal by carrying out annealing for a long time.

[0168]

Furthermore, it is also possible to lower a temperature at which silicidation can be accomplished, by replacing poly-silicon formed on a gate insulating film with amorphous silicon, or controlling a temperature at which a metal film to be turned into silicide is formed. If necessary, the replacement of poly-silicon with amorphous silicon and the temperature control are both carried out.